



# Ashling announces *RiscFree*<sup>™</sup> C/C++ SDK support for

## India's C-DAC VEGA RISC-V-based Multi-core Microprocessors

**July-8**<sup>th</sup>, **2024**, **Kochi**, **India**. Embedded tools developer Ashling is pleased to partner with C-DAC, supporting their VEGA RISC-V based multi-core microprocessor family with our *RiscFree***™** C/C++ SDK and *Opella-XD* Debug Probe.

"Professional toolsets and a broad ecosystem are critical for the commercial growth and swift advancement of RISC-V technologies, and we are excited to work with an industry leader like Ashling to augment our capabilities for customers and provide strong support for our VEGA RISC-V multicore microprocessors through a complete toolchain." – Krishnakumar Rao, Senior Director and Head, Hardware Design Group, C-DAC Trivandrum, India.



## C-DAC VEGA Microprocessor Roadmap

**RiscFree** is Ashling's SDK including an IDE, compiler and debugger and provides software development, debug & trace support for RISC-V cores. Since its introduction, Ashling's **RiscFree** SDK has been steadily building market share within the embedded tools market and is particularly strong in the RISC-V market where its ease-of-use, broad functionality, plug-in architecture and real-time trace support have made it the go-to-choice for 32-bit and 64-bit RISC core software development. Ashling has a particular focus on RISC-V and is the first to bring tools to the market supporting heterogeneous, simultaneous, multi-core debugging and tracing of both RISC-V and Arm cores.

"Since launching, Ashling's **RiscFree** SDK has rapidly gained momentum in the embedded tools landscape, particularly in the RISC-V arena, and is praised for its user-friendly design, comprehensive features, modular structure, and solid support for both multi-core and real-time trace functionality. Our partnership with C-DAC allows their end-users to leverage the exceptional performance of the VEGA multi-core, RISC-V microprocessors, further enriching our suite of products and establishing a new benchmark in software development tools for both 32-bit and 64-bit RISC-V environments." – Ravi Nuguri, Strategy and Business Development Advisor, Ashling India.

## RiscFree C/C++ SDK

workspace - vega64_picojpeg/src/libpicojpeg.c - Ashling R	RiscFree™ IDE											- ø ×	
File Edit Source Refactor Navigate Search Project	Run Window Linux Custom Views Help	<b>5 /5 //</b> -1 //	81 - 51 - 1	not or .	0.100							0 100 100	
			R3 - 01										
The Debug X Up Project Explorer	C libpicojpeg.c X C main.c "3	Memory X					<b>0</b> • 8 - D	(*)= Vanables	×		og E MM	The P HILK X - C	
E 🕱 19 8	1802 Inti6 -psrc = gcoettBut;	Monit 🍦 💥 💥	0x8000364e : 0	x8000364E <he< td=""><td>x Integer&gt; ×</td><td>Wew Rend</td><td>lerings</td><td></td><td>- E.I</td><td></td><td></td><td>la 🔤 🖯 🖸 🗹</td></he<>	x Integer> ×	Wew Rend	lerings		- E.I			la 🔤 🖯 🖸 🗹	
vega64_picojpeg [Ashling RISC-V Hardware Debugging	1884 for (i = 64; i > 0; i)	Ox8000364e	Address	0-3	4 - 7	8 - B	C-F ^	Name	Type	Value	Name	Value	
vegab4_picojpeg.elf	1805 {		80003640	34230027	9783FCE4	03A30007	3783FCF4	(x) dstOfs	uint8	0 "\0"	✓ ₩ General P	urpc	
Inread #1[TAP 1 (vegaAs1001 Hart 0)] 1 (suspen som V() at libricaines s1 909 0-9000264a	1805 uints c = (uints) -psrc++;		80003650	8713FE04	30230017	4703FEE4	8023FC74	00+ c	uint8	133 "\205"	lill zero	0x0	
transformBlack() at libnicoinea c1.883 (v.800)	201808 *pRDst++ = c;		80003660	378300E7	8713FD84	3C230017	4703FCE4	00- i	uint8	63 '?'	iiii ra	0x80003990	
decodeNextMCU0 at libnicoinea c:2 362 0x80	1809 *pGDst++ = c;		80003670	8023FC74	378300E7	8713FD04	38230017	> 🔹 pRDst	uint8 *	0x800061a9 < g	IIII sp	0x80006d20	
pipeg decode mcu() at libpicoipeg.c;2 380 0x	1810 *p8Dst++ = c;		80003680	4703FCE4	8023FC74	478300E7	37FDFEF4	> + pGDst	uint8*	0x800062a9 < g	diar gp	0x80006838	
benchmark body() at picoipeg test.c:148 0x80			80003690	FEF407A3	FEF44783	0FF7F793	0001FFD9	> > pBDst	uint8 *	0x800063a9 < g	iiii tp	0x5/540	
benchmark() at picoipeg test.c:131 0x80004f8	1813		800036A0	64260001	80826161	E486715D	0880E0A2	> > psrc	intio -	UX8000612C < g	1111 10	0x204/09C51/8ba320	
main() at main.c:28 0x80004e02	1814@ /*		800036B0	OFA387AA	4703FAF4	8793FBF4	978AA701				(iiii ti	UX8922532511081813	
ash-riscv-gdb-server.exe	1815 // Cb convert to RG8 and accumulate		800036C0	FEF43023	F8F44703	B7018793	3C2397BA				<	,	
iscv64-unknown-elf-gdb.exe	1817 {		800036D0	8793FCF4	38238F01	0793FCF4	07A30400						
	1818 uint8 i;		800036E0	A0E5FEF4	FD043783	00278713	FCE43823						
,	<pre>1819 uint8 *pDstG = gMCUBufG + dstOfs;</pre>		800036F0	00079783	FCF407A3	FCF44783	873E2781						
°o Breakpoints × □□	<pre>1820 uint8 *pOstB = gMCUBufB + dstOfs; *</pre>		<										
X X 2	Console X Problems O Executables Debugger Conso vega64_picojpeg (Ashling RISC-V Hardware Debugging)	ole 🏂 Trace		Global	Variables View	v ×	ta⊟  §* × 1) Value	Term	inal × 111 ×		B 14   10 B	a a a a a a a a a a a a a a a a a a a	
No details to display for the current selection.	vega64_picojeeg [Athing RISC-V Hardware Debuggin] Name Type Value to display for the current selection. AshLing 000 Server for RISC-V (ash-rIsco-gdio-server). v44240 (2024.												
	v24.2.0, 27-Jun-2024, (c)Ashing Microsystems Ltd 2024. Initializing connection			(x)= spectral_start		volatile uint8	0 "\0"	+				+	
				(x)- suc	↔ successive_high volatile uint8 0 \		0 '\0'	VEGA Series of Microprocessors Devel				C-DAC, India	
Enter location here 🗸 🐔 🏠 🏠 🖄 Checking for an active debug connection using the selected debug probe (SN: 23086					8€ (⋈• successive_low		0 "\0"	Digit	al India R	gram, MeitY, G	, Govt. of India		
F9 F4	Connected to target device cdac-vega64 using Opella-XD (2308072) via JTAG at 1.0€ (diskware: v1.6.4, 12-Jun-2024, firmware: v1.6.8, 12-Jun-2024). Info: 4_ctive Harts Detected : 1			tori gBi	00+ gBitBuf 00+ gBitsLeft		1408	I Bo	Bootloader Ver 2.0.0 [Wed 7 Dec 16 SoC : THEJAS64, ISA : RISC-V [RV64GC],			6:50:00 IST 2023 1	
8				(v)+ gBi			1 "\001"	SoC				RV64GC], CPU : VEGA AS1061	
0 000000000000000000000000000000000000	Info : Core[0] Hart[0] is in halted state			(x)= gC	allbackStatus	uint8	0 '\0'	+					
91808 "pRDst++ = c;	Info : [0] System architecture : RV64				ompsinFrame	uint8	3 '\003'	W	ww.vegapro	c.in			
	to : [0] Debug version : v0.13			(x)= gC	ompsinScan	uint8	3 '\003'	T1	T1				
0000000080003652: addi a4,a5,1	Info : [0] Number of program buffers: 2	10		> 🥭 gH	uffTab0	HuffTable	()						
00000000000000000556: sd a4,-32(s0)	Info : [0] Number of data registers: 2			> 🥭 gH	uffTab1	HuffTable	()	Transf	er mode :	UART			
00000000000000000000000000000000000000	Info : [0] Memory access -> Program buffer			> 🥭 gH	uffTab2	HuffTable	{}						
1809 *pGDst++ = c;	Info : [0] CSR & FP Register access -> Abstract comman	nds		> 🍠 gH	uff Tab3	HuffTable	{}	memory		SKAPI and SUKAP			
0000000080003662: 1d a5,-40(s0)	Waiting for debugger connection on port 56169.			00+ gln	nageXSize	uint16	51	Please	enter the	number of files	to transfer [1	digit]:	
0000000000003666: addi a4,a5,1	Press 'Q' to Quit. Got a debugger connection from 127.0.0.1 on port 56169.				hageYSize	uint16	64						
00000000000000000000000000000000000000					BufLeft	uint8	199. Ç.						
0000000000003672: sb a4,0(a5)				00× gln	BUTOTS	uinta	57.9						
1810 *pBDst++ = c;				60+ gMaxBlocksPerMC 60+ gMaxMCUSPerCol		C unt8	3 ./003.						
0000000080003676: 1d a5,-48(s0) v						untió	8						
< >>	٤		>	DO- gN	axMCUSPerRo	untio	0.001	~ <				>	

Ashling's RiscFree SDK Debug View

Ashling RiscFree SDK support for includes:

- IDE with full source & project creation, editing, build & integrated multi-core debug support.
- **RiscFree** includes a single-shot installer that installs & automatically configures all the component tools to work "out-of-the-box".
- Automatic source-code formatting, syntax colouring & function folding.
- Integrated compiler toolchain.
- Integrated QEMU ISA simulator with support for other industry standard instruction & cycle accurate simulators.
- High-level RISC-V register viewer.
- Integrated RTOS (e.g. FreeRTOS or Zephyr) debug support.
- Project wizards, templates & examples.

For more information or to download a free evaluation of Ashling's **RiscFree** see: <u>https://www.ashling.com/ashling-riscv/</u> and for details on the C-DAC VEGA RISC-V microprocessors visit here: <u>https://vegaprocessors.in/</u>

### **About Ashling**

Ashling has been a leading provider of Embedded Development Tools & Services since 1982, with design centers in Limerick Ireland and Kochi India and sales and support offices in Europe, Asia Pacific, the Middle East, and America. The company has a particular focus on RISC-V and is the first to bring tools to the market supporting heterogeneous, multi-core debugging of RISC-V cores along with other cores from other vendors, for example, Arm-Cortex. Visit <u>https://www.ashling.com/</u> for more details.

### About RISC-V

The RISC-V open architecture ISA is under the governance of RISC-V International. Visit <u>https://riscv.org</u> for more details.

Ashling Contact Contact info@ashling.com