Partner Success Stories
Ashling partners with leading OEMs and semiconductor companies to deliver custom toolchain solutions using our Tools-as-a-Service (TaaS™) model. Our deep technical expertise combined with close collaboration with our partners enables us to provide best in class results. We support development across multiple target architectures, including RISC-V, Arm, MIPS, ARC, DSP and AI processors, ensuring high quality and scalable solutions tailored to each project.
TaaS model benefits to our partners include:
- Rapid availability of a customised and optimised toolset and SDK which unlocks your devices full capabilities.
- Toolset feature priorities and roll-out are defined by you and implemented by us.
- Toolset intellectual property becomes yours (or can be placed in Escrow).
- Toolset can be made available “free-of-charge” to your customers.
- Toolset development, support, maintenance, quality assurance, certification (if required) all handled by Ashling.
Partner Case Studies
Partner
Project
- RISC-V GCC compiler development and microarchitecture optimisation for the Akeana 100, 1000 and 5000 series IP processors including bitmanip and vector ISA extensions.
- Hardware based debug support including RISC-V compliant “E-trace” (using Ashling’s Vitra-XS probe) along with software simulator support for both cycle-accurate and functional models.
- CoreSight capable debug integration.
- Providing full toolchain including IDE, GCC Compiler, Debugger & Trace with heterogeneous and homogeneous “unified” multi-core debug support for Arm® Cortex hard cores and Nios® V (RISC-V ISA) soft cores.
- Zephyr and FreeRTOS ports and debug awareness.
- Full target Linux OS (multi-core/multi-hart) kernel, device driver and application debug support.
- Real-time Trace (on-chip and off-chip) support for both Nios® V processors (N-Trace) and Arm® cores (CoreSight).
- “Simics” simulator support.
- Run-time library support including HAL, newlib and picolib.
- Custom RISC-V ISA instruction support for the Nios® V processor.
- OpenHW (https://www.openhwgroup.org/) member.
-
Worked on definition and implementation of the CORE-V DevKit which includes:
- Reference board designed around a CORE-V MCU (which uses RISC-V ISA).
- SDK containing everything needed to develop software to run on the board including an IDE, Debugger, and Compiler.
- “On-board” Ashling Opella-LD debugger allowing DevKit debug using a simple USB cable.
- Full toolchain including Ashling’s RiscFree IDE, Compiler and Debugger which provides software development, debug & trace support for 64-bit MIPS cores based on RISC-V ISA.
- Advanced features including Cache, TLB, Virtual Address and Hypervisor (including guest mode) debug support.
- Multi-core and multi-cluster debug support.
- Full Linux (multi-core/multi-hart) kernel to application debug support.
- Imperas simulator integration.
- High speed Debug (Ashling Opella-XD) and Trace Probe (Ashling Vitra-XS) solutions for Synopsys ARC and ARC-V Processors.
- Development and maintenance of Synopsys’ own embedded debug and compiler tools (e.g MetaWare Development Toolkit).
- MATLAB/Simulink plug-in development and integration into Synopsys C/C++ toolchain.
- Debug support for Processors running on software simulation (e.g. Synopsys VCS) and hardware-based emulation (e.g. Synopsys Zebu).
- Providing RiscFree based toolchain for Tenstorrent RISC-V-based TT-Ascalon™ cores.
- Allows pre-silicon debug of RISC-V applications running in functional verification simulators (E.g., Synopsys VCS) and emulation platforms (E.g., Synopsys Zebu emulation platform).
- RISC-V Debug Signal Trace (DST) support allowing micro-architectural level debug including post silicon validation.
- Extending the RISC-V GCC toolchain with support for custom ISA extensions targeting AMD GPUs via the ROCm software stack for AI.
- RiscFree multi-core, heterogenous debugger and IDE (with compiler) for RISC-V (marketed as SweRV) with support for Trace, Code Coverage, Profiling, FreeRTOS and Cacheable Overlay Manager (RISC-V ComRV) based applications.
- Integrated UltraSoC (now Siemens) Trace (E-Trace) and SoC monitoring hardware configuration and viewing in RiscFree.
- Hardware debug (via Ashling Opella-XD Debug Probe) and software simulator (QEMU, SPIKE and Whisper) debug support.
What Our Partners Are Saying
“Ashling’s addition of VS Code Extension support to their RiscFree SDK reflects their continued focus on usability and developer productivity. By seamlessly integrating into cloud-based platforms like GitHub Codespaces, Agilex 5 FPGA users can now leverage a modern and flexible embedded software development workflow, reducing their time-to-market.”
– Daniel Michek, Director of Software and AI Marketing at Altera
“The collaboration between Ashling and Embecosm ensures that the compiler toolchain, IDE, debug, and trace support are available across the entire Akeana product portfolio, empowering customers to achieve optimal results in the fastest time for their SoC designs,”
– Rabin Sugumar, Akeana’s CEO
“At Arteris, we are dedicated to forging partnerships that simplify and accelerate SoC design and by collaborating with Ashling, we’re empowering customers to transition seamlessly from concept to software-ready platforms with greater speed, efficiency, and confidence.”
– Guillaume Boillet, Vice President Strategic Marketing at Arteris
“Ashling continues to deliver a great product for our customers, and we’re thrilled that they enable our entire FPGA portfolio. The new support for Agilex 5 FPGAs, SoCs, and Simics emulator for the dual Arm Cortex A76s and dual Arm Cortex A55s lets our customers accelerate their development cycle. Ashling’s RiscFree Integrated Development Environment enables co-debug with our Nios V RISC-V processors in their RiscFree toolchain delivers great ease of use for our customers.”
– Deepali Trehan, Vice President and General Manager at Intel
“Microchip’s Mi-V ecosystem partner Ashling, a pioneer in RISC-V tools, allows us to offer customers a comprehensive toolchain and robust support services for our PIC64GX MPUs.”
– Shakeel Peera, Vice President of Marketing for Microchip
“Broad tools and ecosystem choices are fundamental in ensuring RISC-V commercial success and quick time to market. We are pleased to have a leading supplier like Ashling strengthen the offering to our customers and provide strong support for our RISC-V general-purpose MCUs with a complete toolchain.”
– Daryl Khoo, Vice President of Embedded Processing Business Division at Renesas
“As Tessent Embedded Analytics expands visibility from the lab into deployed systems, Tessent Host Suite plays a key role in enabling interactive debug and automation at scale. Working with Ashling strengthens the ecosystem with proven probe hardware and an integrated software experience, helping customers reduce integration effort and speed up adoption.”
“..The combination of Synopsys ARC processors and Ashling’s Vitra-XS probe gives software developers the visibility they need to rapidly resolve real-time software problems, increasing productivity to achieve project deadlines.”
– John Koeter, Senior Vice President of Product Management and Strategy for IP at Synopsys